多时钟域用两级同步或者FIFO传递数据
跨时钟域同步SynthesisandScriptingTechniquesforDesigningMulti-AsynchronousClockDesignsMostcollegecoursesteachengineeringstudentsprescribedtechniquesfordesigningcompletelysynchronous(singleclock)logic.IntherealASICdesignworld,thereareveryfewsingleclockdesigns.Thispaperwilldetailsomeofthehardwar
用户评论