[SV]About SystemVerilog Coverage

About SystemVerilog Coverage Coverage is used to measure tested and untested portions of the design. Coverage is defined as the percentage of verification objectives that have been met. There are two types of coverage metrics, Code Coverage Functional Coverage 一、Code Coverage Code coverage m