CD74HC138-Q1,pdf(High-Speed CM

The CD74HC138 is a high-speed silicon-gate CMOS decoder well suited to memory address decoding or data rouTIng applicaTIons. This circuit features low power consumpTIon usually associated with CMOS circuitry, yet has speeds comparable to low-power Schottky TTL logic. The circuit has three binary select inputs (A0, A1, and A2). If the device is enabled, these inputs determine which one of the eight normally high outputs of the HC138 will go low.

Two acTIve-low and one active-high enables (E1, E2, and E3) are provided to ease the cascading of decoders. The decoder’s eight outputs can drive ten low-power Schottky TTL equivalent loads.