A novel power efficient IC test scheme

A novel power-efficient IC test scheme is proposed, containing.parallel test application (PTA) architecture and its procedure. PTA parallelizes.the stimuli assignments and the vectors can be observed immediately.once applied, which assures the shift safety timely and hence only logic test.is require