Instantiating LPMs in Verilog

The example in this section defines a black box for an Altera LPM_RAM_DQ,which is then instantiated at a higher level. The LPM_RAM_DQ is a parameterizedRAM with separate input and output ports. Altera recommendsusing the LPM_RAM_DQ to implement asynchronous memory or memorywith synchronous inputs an