1. 首页
  2. 行业
  3. 嵌入式
  4. Configuration and Readback of Virtex FPGAs Using JTAG BoundaryScan

Configuration and Readback of Virtex FPGAs Using JTAG BoundaryScan

上传者: 2020-02-07 12:20:04上传 PDF文件 358.93KB 热度 28次
TheIEEE1149.1TestAccessPort(TAP)andBoundary-Scanarchitecture,commonlyreferredtoasJTAG,isapopulartestingmethod.JTAGisanacronymfortheJointTestActionGroup,thetechnicalsubcommitteeinitiallyresponsiblefordevelopingthestandard.Thisstandardprovidesameansto
下载地址
用户评论