AXI2APB接口转换器的SystemVerilog实现

module axi2apb (
     input        logic                  ARESETn,
     input        axi4_lite_slave_if     SLV_AXI,
     output logic [31:0]               OUT_APB,
     input        logic                  clkin
);

    //...代码略

endmodule