1. 首页
  2. 课程学习
  3. 嵌入式
  4. Kluwer Digital Computer Arithmetic Datapath Design Using Verilog HDL

Kluwer Digital Computer Arithmetic Datapath Design Using Verilog HDL

上传者: 2022-07-26 17:37:18上传 PDF文件 616.80 KB 热度 20次

KluwerDigitalComputerArithmeticDatapathDesignUsingVerilogHDLDigitalComputerArithmeticDatapathDesignUsingVerilogHDLDIGITALCOMPUTERARITHMETICDATAPATHDESIGNJAMESE.STINEKluwerAcademicPublishersBoston/Dordrecht/LondonContentsPrefaceix1.MOTIVATION11.1WhyUseVerilogHDL?11.2Whatthisbookisnot:MainObjective21.3DatapathDesign32.VERILOGATTHERTLLEVEL72.1Abstraction72.2NamingMethodology102.2.1GateInstances112.2.2Nets122.2.3Registers122.

下载地址
用户评论