CD54HC161,CD574HC161,CD54HCT16

The ’HC161, ’HCT161, ’HC163, and ’HCT163 are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counTIng applicaTIons. The ’HC161 and ’HCT161 are asynchronous reset decade and binary counters, respecTIvely; the ’HC163 and ’HCT163 devices are decade and binary counters, respecTIvely, that are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.

A low level on the synchronous parallel enable input, SPE, disables counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for SPE are met).