A LOW OFFSET HIGH SPEED COMPARATOR FOR PIPELINE ADC

A low offset and high speed preamplifier latch comparator is proposed for high-speed pipeline analog-to-digital converters (ADCs). In order to realize low offset, both offset cancellation techniques and kickback noise reduction techniques are adopted. Based on TSMC 0.18 mu m 3.3V CMOS process, Monte