CMOS比较器

High speed comparator design used was taken from [6] and adapted to meet the required speed and accuracy. Figure 2.7 shows the final design schematics of the clocked voltage comparator used. The design consists of pre-amplification stage followed by a decision making stage. The output is latched dur