The floating point unit FPU implemented during this project

The FPU was written in VHDL with top priority to be able to run at approximately 100- MHz and at the same time as small as possible. Meeting both goals at the same time was very difficult and tradeoffs were made. In the following sections I will explain the theory behind the FPU core and describe