多功能数字钟 EDA

4位数字频率计控制模块 module fre_ctrl(clk,rst,count_en,count_clr,load); input clk,rst; output count_en,count_clr,load; reg count_en,load; always @(posedge clk) begin if(rst) begin count_en