vmm_sv.pdf
Verification Method Manual for SystemVerilog. This is the guidline for using VMM to build testbench and improve simulation reusability.
下载地址
用户评论
