library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity timer is port(rst,en,clk,clk1s:in std_logic; scanout:out std_logic_vector(1 downto 0); ledout:out std_logic_vector(6 downto 0)); end timer;
