verilog IEEE std

TheVeriloghardwaredescriptionlanguage(HDL)isdefinedinthisstandard.Verilog HDLisaformalnotationintendedforuseinallphasesofthecreationofelectronicsystems.Because itisbothmachine-readableandhuman-readable,itsupportsthedevelopment,verification, synthesis,andtestin