Draft Standard for Verilog Hardware
Abstract:TheVerilog®HardwareDescriptionLanguage(HDL)isdefinedinthisstandard.VerilogHDLisaformalnotationintendedforuseinallphasesofthecreationofelectronicsystems.Becauseitisbothmachinereadableandhumanreadable,itsupportsthedevelopment,verification,synthesis,andtestingofhardwaredesigns;the
用户评论
