Uart IP core

串行通信IP核用于FPGA--FileName:Baud_rate_generator.vhd--Function:Baudrategeneratorforuartcommunication--Systemclock:32MHz--************************************************************--7.2Build11/02/2009FullVersion1.0--Copyrightforlimang--************************************************************library