IEEE Standard Verilog HDL 1364-2001
TheVerilogHardwareDescriptionLanguage(HDL)isdefinedinthisstandard.VerilogHDLisaformalnotationintendedforuseinallphasesofthecreationofelectronicsystems.Becauseitisbothmachinereadableandhumanreadable,itsupportsthedevelopment,verification,synthesis,andtestingofhardwaredesigns;thecommuni
下载地址
用户评论
