Binding System Verilog Module to VHDL design

Binding System Verilog Module to VHDL design. A pretty good article guiding you how to bind system verilog module to VHDL design. Especially useful in mixed signal model.