IEEE Standard for SystemVerilog std1800
IEEEStandardforSystemVerilog—UnifiedHardwareDesign,Specification,andVerificationLanguage。绝对可用。
下载地址
用户评论