AES3Verilogcode

spdif，aes3接口 This module is an example of a clock divider to generate the three clock enables required by the AES3 Tx module. When provided with a 24.576 MHz clock input, this module can produce clock enables for sample rates based around 48 kHz, up to 192 kHz. When provided with a 22.5792 MHz clock